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Die separation processes for compound 
semiconductor devices are typically based 
on either diamond scribe and break tech- 
niques or on ganged sawing of the substrate 
using water-cooled saws. These mechani- 
cally dependent processes can suffer from 
several limitations, including overall 
throughput of the process (and throughput 
scalability as wafer sizes increase), physical 
damage to the dies incurred during the saw- 
ing or scribing operation, and the real estate 
cost of needing large scribe lines or streets 
for relatively small devices like LEDs. A 
plasma etch process has been developed for 
compound semiconductor device die separa- 
tion, eliminating the real estate penalty, 
physical damage caused by mechanical 
processes, and has no scaling issues associ- 
ated with larger wafer diameters.. This arti- 
cle will report on the overall benefits of the 
plasma etch die separation processes, offer 
some cost of ownership comparisons, and 
show results from work performed for LED 
die separation using plasma etch. 
Feasibility Analysis for Dry 
Plasma Scribe Lane Etch 
for Die Separation in 
Compound Semiconductors 
Introduction 
As compound semiconductor device volumes 
increase and competition in the marketplace 
drives down chip prices, all opportunities for 
production cost savings must be considered. 
Dry plasma processing has played an increasing- 
ly important role in many front-end wafer 
processes and in the back-end process of back- 
side via hole formationThe benefits of dry plas- 
ma processing in these applications include 
improved dimensional control, improved profile 
control, reduced defect density, increased 
throughput, and increased yield. In addition to 
these device level improvements, many 
advanced automation and material handling 
features have been introduced to back-end 
production.This, based on years of development 
for front-end silicon IC manufacturing1 
Back-end production has not yet experienced 
the same level of technical enhancement as 
front-end processing. One area of interest for 
the application of dry plasma processing in 
back-end processing is the extension of back- 
side through-wafer via hole etching to wafer 
scale single pass die scribing. Historically, this 
scribing step prior to breaking and die separa- 
tion has been accomplished by sawing. More 
recently, techniques such as automated diamond 
scribing or pulsed laser scribing have been 
introduced and used with limited success. As 
wafer sizes increase, an alternative scaleable die 
scribe process, such as the promise of plasma 
etch, must be developed and leveraged to over- 
come inevitable physical and economic chal- 
lenges of future-generation compound semicon- 
ductor device production. 
Analysis 
In order to establish the feasibility of dry plas- 
ma scribing, two aspects of the process have 
been investigated. First, the extendibility of via 
Ill-Vs REVIEW THF ADVANCED SEMICOFiUlliTOit MAGAZINE VOL is - NO 5 -AUGUST 2002 
Saw 100 50 12 1.61 0.00064 
Saw 200 100 12 2.03 0.00020 
Scribe 100 2 0.1 18.75 I 0.00195 
Scribe 200 2 0.1 26.61 0.00068 
Plasma Etch 200 60 3.5 3.96 0.00020 
Table 7: Theoretical Maximum Bending Stress for Saw Scribe, and Plasma Etch 
hole etching to scribe line trench etching had 
to be established. Second, cost of ownership 
calculations were made to measure the poten- 
tial benefit of the tcchniquc to justify the 
expense of new capital equipment for this 
process. 
Application Development 
depth for a lO-micrometer wide scribe lane.The 
nominal die size was 225 x 225.micrometers 
with a wafer thickness of 200-micrometersThe 
apparatus used for the etch process in this study 
was a TEGAL 6520 HRe- TM high-density plasma 
reactors. Figure 3 is a schematic diagram of the 
target structure. Figure 4 is a SEM photo of the 
resulting etched feature.The average etch rate for 
In the course of etch process development over the scribe trench, including the epitaxial layers, 
the last several years, great strides have been was 6-micrometers-per-minute. Equation 1 repre- 
made in improving the quality and throughput sents the theoretical stress concentration for a 
of backside via hole etching for GaAs and other scribe trench assuming a hyperbolic bottom 
compound semiconductors. Figure 1 is an shape. 
example of such a via hole structure.The inte- 
Equation 1: 
gration of plasma dry etch for this application 
involves the use of sapphire carriers to support k = (0.355(t - d) / r) + 0.85)0.5 + 0.08 
the GaAs wafer substrate that is mounted Equation 2: 
device-side-down and mechanically thinned by 
polishing prior to lithography and etch2. In the 
Bending Stress = k / t2 
last two years, GaAs etch rates have been Where k is the stress concentration factor; t is 
increased from 3 to greater than 8 microns per the wafer thickness; d is the depth of cut; and r 
minute, and as a result significant reductions in is the bottom radius.The maximum bending 
per-wafer cost of ownership have been realized. stress at the surface is then given by Equation 
Figure 2 illustrates the reduction in cost as a 2.The estimated stress given by the plasma 
function of average etch rate. Scribe line trench etched scribe feature described above is 
etching is a natural extension of this produc- 0.0002.This compares favorably with results 
tion-proven process. for saw and diamond tip scribe techniques4. 
The structure used for process development was 
See Table 1. 
based on a LED die structure on a GaAs sub Another potential benefit of the plasma etch 
strate. In this case, the wafer was etched from a technique is the extendibility of single pass 
front-side mask that protected the device fea- processing to “mini batch” runs of multiple 
tures leaving only the scribe lane exposed.The wafers mounted to a single larger carrier. For 
goal was to achieve a nominal 60-micrometer example, four smaller 2-inch wafers can be 
200 
3 0.21 
8 
0.05 
2 
0.02 
2 
9 0.63 0.15 0.06 
500 
3 0.52 
8 
0.12 
2 
0.05 
2 
9 1.55 0.36 0.16 
Tab/e 2: Wafer Throughput Model Damond Scribe vs. Plasma 
Ill-Vs REVIEWTHE ARVANCED SEMICONDUCTOR MAGAZINE VOLvj - NO 6 -AUGUST 2002 
200 3 8k 
9 23k 
286k 
8k 
24k 
163k 
8k 
25k 
763k 
500 3 3k 3k 
9 9k 
48k 
10k 
Assumptions: lo-micrometer Streets and 3-mm Edge Exclusion in all cases 
28k 
3k 
10k 
129k 
Table 3: Die Throughput Model Diamond Scribe vs. Plasma 
I Original Equipment Cost $lOOk 8800k Depreciation Life 5-year 5-year Net Availability 80% 80% I 
Table 4: Equipment Cost and Availability Factors Diamond Scribe vs. Plasma 
mounted to a single 8inch diameter carrier; this 
would increase the net throughput four-fold 
without increasing the footprint of the tool. 
Also, plasma processing delivers superior 
repeatability compared to mechanically-based 
scribe techniques since there are no saw 
blades to foul or diamond scribe tips to dull. 
This improves single-pass yields and reduces 
consumable costs. 
Cost of Ownership Modelling 
Cost-of-ownership modelling for production 
capital equipment rests on several major factors 
and a myriad of minor ones.The major factors 
are capital depreciation cost, total equipment 
availability (utilization), and die throughput. 
Minor factors include consumable cost, clean- 
room cost (footprint), and labor cost. For the 
purposes of this study, only the major factors 
were used in the calculations.The first model 
developed for the analysis was for tool through- 
put.Tables 2 and 3 summarize the output of the 
modeling for diamond scribe and dry plasma 
Figure 1. Backside Via Hole 
Dly Plasma Etch. 
etch in terms of wafer and die throughput 
respectively. 
Die throughput for the diamond scribe process 
is strictly limited by the linear speed of the 
cutting tooLAs such, the peak die-per-hour 
throughput is limited and does not scale with 
wafer size and drops linearly with increased die 
size. In stark contrast, the die throughput of dry 
plasma processing continues to climb linearly 
with total wafer surface area and the inverse 
square of the die size.This non-linear behavior 
plays an important role in the trends for cost 
of ownership. 
The other major factors are capital equipment 
cost and equipment availability.The assump- 
tions for the purpose of this study are shown in 
Table 4. Since determining the actual equip- 
ment availability factor is meaningless outside 
of direct fab production experience, an assump- 
tion of 80% net availability was used to avoid 
any subjective influence on the modeLThis 
takes into account ail time lost to scheduled 
and un-scheduled downtime and operator 
unavailability. 
The simple calculation for cost of ownership 
(COO) is stated in Equation 3. 
Equation 3: 
COO=(C/L)/(168*52*A*T) 
Where C is the original equipment cost; L is the 
depreciation 1ife;A is the net availability; and T 
is the equipment throughput. COO can there- 
fore be stated in terms of cost per wafer or cost 
per die depending on which throughput units 
are selected.Taking all factors into account, the 
throughput tables can be re-cast in terms of 
COO. See Tables 5 and 6. 
Analysis of the simplified COO model indicates 
some trends. First, in terms of cost per wafer, 
the COO of diamond scribe equipment rises 
dramatically as wafer size increases (1 Ox) and 
Ill-VsREVlEW THE ADVANCED SEMICONDUCTOR MAGALINEVOL15- N05-AUGUSTzooz 
200 
3 13.55 
2.86 
57.87 
11.45 
132.97 
11.45 
9 4.52 19.29 44.32 
500 
3 5.53 
2.86 
23.78 I 
11.45 
54.75 
11.45 
9 1.84 7.93 18.25 
Tab/e 6: COO Model ($/d/e) Diamond Scribe vs. Plasma 
die size decreases (2x).This runs counter to 
industry trends toward larger wafers and small- 
er die size. Second, in terms of cost per die, the 
non-linear gain in die throughput for plasma 
etch overcomes the substantial difference in 
initial equipment cost for larger wafer sizes and 
smaller die. 
Conclusion 
Larger wafer diameters and smaller die sizes are 
placing increasing pressures on mechanical 
scribe techniques for die separation for com- 
pound semiconductors. Dry plasma etch pro- 
cessing offers a promising scaleable alternative 
in terms of scribe quality and repeatability, 
process extendibility, and production cost of 
ownership. Feasibility has been established for 
GaAs scribe lane etching, though full integration 
of this technique and its long-term advantages 
requires further study. 
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Figure 2: Cost of Ownership Reduction for Backside V/a Hole ftch 
Figure 3: Schematic Diagram of Plasma Etch Scribe Lane. 
